A fast circuit synthesis module for design of multiple constant multiplication circuits using FPGAs
نویسندگان
چکیده
منابع مشابه
Shortening of processing time of optimal design of multiple constant multiplication using FPGAs
Problem of designing multiple constant multiplication (MCM) circuits with minimum cost is known to be an NP-complete problem. Several techniques using combinatorial optimization algorithms such as genetic algorithms (GAs), etc., have been proposed. However, if implemented as software, as the circuit scale increases, a great deal of time is needed for optimization. The purpose of this study is t...
متن کاملEfficient Bit-Serial Constant Multiplication for FPGAs
This paper describes how to realize place-effective synchronous bit-serial constant multiplications, which can be efficiently used for a block of constants (Multiple Constant Multiplication). The architecture combines traditional concepts and new approaches, which leads to the possibility of simultanous fast multiplications of different input values. Fast multiplications are a core for up-to-da...
متن کاملDynamically Reconfigurable Constant Multiplication on FPGAs
Multiplication with constants is one of the most important operations in digital signal processing including digital filters and linear transformations like the fast Fourier transform. Runtime reconfiguration of the multiplied coefficients, also called reconfigurable single constant multiplication (RSCM), is an efficient method to reduce resources by time-multiplexing and resource sharing. Ther...
متن کاملStreaming Reduction Circuit for Sparse Matrix Vector Multiplication in FPGAs
Floating point sparse matrix vector multiplications (SM×V) are kernel operations for many scientific algorithms. In these algorithms, the SM×V is often responsible for the biggest part of the processing time. It is thus important to speed-up the processing of the SM×V. To use an FPGA to do this is a logical choice since FPGAs are inherently parallel. The core operation of the SM×V is to reduce ...
متن کاملA New Circuit Scheme for Wide Dynamic Circuits
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2009
ISSN: 1349-2543
DOI: 10.1587/elex.6.430